

K78/K21 POWER SYSTEM ARCHITECTURE

Power Block Diagram

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-8871	SIZE	D
REVISION	2.5.0	BRANCH	
PAGE	3 OF 109	SHEET	3 OF 74

SYNC_DATE=19/01/2011

K78 BOM GROUPS

BOM GROUP	BOM OPTIONS
K78_COMMON	ALTERNATE,COMMON,K78_MISC,K78_DEBUG:ENG,K78_PROGPARTS,USBHUB_2513B,T29BST:Y,EDP
K78_MISC	PCH:B3,CPUMEM_S0,HUB1_2NONREM,HUB2_2NONREM,T29:YES,SDRVIZC:MCU,SDRV_PD,KB_BL
K78_PROGPARTS	BOOTROM_PROG,SMC_PROG,T29ROM:PROG,T29MCU:PROG
K78_DEVEL:ENG	SKLT:ENG,BMON:ENG,XDP_CONS,XDP_CFG:BPW,XDP_PCH,LPCLPLUS,VREFMGRG,SDPGOOD_ISL,S3_S0_LED,VCCIOISNS_ENG,AIRPORTISNS_ENG,HDDISNS_ENG,LCDCLKTISNS_ENG
K78_DEVEL:PVT	LPCLPLUS,XDP_CONN,XDP_PCH
K78_DEBUG:ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K78_DEBUG:PVT	DEVEL_BOM,SKLT:PROD,BMON:PROD,SMC_DEBUG_YES,XDP,VREFMGRG_NOT
K78_DEBUG:PROD	SKLT:PROD,BMON:PROD,SMC_DEBUG_YES,XDP,VREFMGRG_NOT,LPCLPLUS,VCCIOISNS_PROD,AIRPORTISNS_PROD,HDDISNS_PROD,LCDCLKTISNS_PROD
DDR3:HYNIX_2GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:HYNIX_2GB
DDR3:HYNIX_4GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:SAMSUNG_2GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_2GB
DDR3:SAMSUNG_4GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:MICRON_2GB	DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:MICRON_2GB
DDR3:ELPIDA_4GB	DRAM_CFG0:H,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335E0550	1	EEPROM, 32KBIT, 2K3QFN	U3690	CRITICAL	T2980M:BLANK
341T0354	1	IC, T29-BOM, K78	U3690	CRITICAL	T2980M:PROG
337E3997	1	IC, MCU, 32B, LPMC112A, 16SB/28B, 8VQFN25	U9330	CRITICAL	T2980CU:BLANK
341T0355	1	IC, T29-BOM, K78	U9330	CRITICAL	T2980CU:PROG
338S0895	1	IC, SMC, RENESAS, 88B/2117AP, 9MM, TFL, RF	U4900	CRITICAL	SMC_BLANK
341T0350	1	IC, SMC, K78	U4900	CRITICAL	SMC_PROG
335E0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8KBB, S	U6100	CRITICAL	BOOTROM_BLANK
335E0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8KBB, S	U6100	CRITICAL	BOOTROM_BLANK
341T0349	1	IC, EP1 BOM, K21 K78	U6100	CRITICAL	BOOTROM_PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680855	37680613		ALL	Diodes alt to Toshiba
37680977	37680859		ALL	Diodes alt to Toshiba
37680972	37680612		ALL	Rohtn alt to Toshiba
37780107	37780066		ALL	OSUMI alt to Semtech
13880676	13880691		ALL	Murata alt to Samsung
37180679	37180652		ALL	NXP alt to NXP
13880671	13880673		ALL	Taiyo alt to Murata
13880679	13880678		ALL	Murata/Samsung alt to Taiyo
35383312	35383055		ALL	NXP ALT TO PERICOM
10480035	10480011		ALL	Panasonic alt to Cyntec
15281085	15281307		ALL	Toko alt to Cyntec
15281462	15281295		ALL	Toko alt to NEC inductor
12880333	12880294		ALL	Sanyo alt to Sanyo/Frederick
33784092	33784100		ALL	EARLY 1.5GHE CPU SAMPLES
33784093	33784101		ALL	EARLY 1.4GHE CPU SAMPLES
37680874	37680895		ALL	FMDC02028 alt to RJX03B00NS
37681018	37680617		ALL	FMDS0349 alt to RJX03050PB
37680826	37680917		ALL	RJX0322DPB alt to FMDS0355
514-0744	998-3941		ALL	MDP connector alt

DRAM CFG CHART


	VENDOR	CFG 1	CFG 0
	HYNIX	0	0
	SAMSUNG	1	0
	MICRON	0	1
	ELPIDA	1	1


SIZE	CFG 2	DIE REV	CFG 3
2GB	0	A	0
4GB	1	B	1


Module Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4101	1	SNB,QAM1,QS,J1,1.5,17W,2+2,1.1,4M,BGA	U1000	CRITICAL	CPU:1.6GHZ
337S4100	1	SNB,QAM2,QS,J1,1.5,17W,2+2,1.1,4M,BGA	U1000	CRITICAL	CPU:1.55GHZ
337S4099	1	SNB,QAM3,QS,J1,1.4,17W,2+2,1.05,3M,BGA	U1000	CRITICAL	CPU:1.4GHZ
337S4098	1	SNB,QALV,QS,J1,1.3,17W,2+2,1.05,3M,BGA	U1000	CRITICAL	CPU:1.3GHZ
337S4080	1	COGASR POINT,SLHAG,PRQ,B082Q867	U1800	CRITICAL	PCI#B2
337S4091	1	COHGAR POINT,B3,SLJ4K,PRQ,B082Q867	U1800	CRITICAL	PCI#B3
338S0976	1	IC,T29,PCBGA,PRQ 8x3MM	U3600	CRITICAL	T29:YES


33380585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_2GB
33380585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_2GB
33380585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_2GB
33380585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_2GB
33380586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
33380587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
33380587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
33380587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
33380588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:MICRON_2GB
33380590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:MICRON_2GB
33380590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:MICRON_2GB
33380590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:MICRON_2GB
33380589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33380589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33380589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33380589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB
607-6811	1	ASSEMBLY,SUBASBY,PCBA,HALL EFFECT,K99	J6955	CRITICAL	
35382929	1	IC,ISL6259,BATCHCHARGER,34,4C40NM,QFN28	U7000	CRITICAL	


SYSC-MARTER-F21 MEL		SYSC-DAT02=11/16/2014				
PAGE TITLE						
BOM Configuration						
	Apple Inc.		DRAWING NUMBER	051-8871	SHEET	D
			REVISION	2.5.0		
NOTICE OF PROPRIETARY PROPERTY:			BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I HAVE THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED			PAGE			5 OF 109
			SHEET			5 OF 74
























PAGE TITLE			PAGE NUMBER		
CPU DECOUPLING-I			051-8871		
Apple Inc.			2.5.0		
NOTICE OF PROPRIETARY PROPERTY:			16 OF 109		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			14 OF 74		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					






















PAGE TITLE		PAGE NUMBER	
PCH DECOUPLING		051-8871	
DRAWING NUMBER		051-8871	
REVISION		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		24 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		22 OF 74	
IV ALL RIGHTS RESERVED			

NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug





Even pins should be facing edge of the board

NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug



Even pins should be facing edge of the board

SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
CPU & PCH XDP			
 Apple Inc.		DRAWING NUMBER	501-8871
		SHEET	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	2.5.0
		BRANCH	
		PAGE	25 OF 109
		SHEET	23 OF 74




BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM1_0,HUB1_NONREM0_0
HUB1_1NONREM	HUB1_NONREM1_0,HUB1_NONREM0_1
HUB1_2NONREM	HUB1_NONREM1_1,HUB1_NONREM0_0
HUB1_3NONREM	HUB1_NONREM1_1,HUB1_NONREM0_1
HUB2_ALLREM	HUB2_NONREM1_0,HUB2_NONREM0_0
HUB2_1NONREM	HUB2_NONREM1_0,HUB2_NONREM0_1
HUB2_2NONREM	HUB2_NONREM1_1,HUB2_NONREM0_0
HUB2_3NONREM	HUB2_NONREM1_1,HUB2_NONREM0_1

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880720	2	SMSC USB2514	U2600,U2650	CRITICAL	USBHUB_2514
33880824	2	SMSC USB2514B	U2600,U2650	CRITICAL	USBHUB_2514B
33880923	2	SMSC USB2513B	U2600,U2650	CRITICAL	USBHUB_2513B



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE		USB HUBS	
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	24 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


System RTC Power Source & 32kHz / 25MHz Clock Generator

D


C

B

A




PCH S0 PWRGD




CLOCK (CK505)


UNUSED clock terminations for PCIM MODE





Platform Reset Connections
Unbuffered



Buffered



PCH Reset Button




PAGE TITLE		PAGE TITLE	
Clock (CK505) and Chipset Support		DRAWING NUMBER	
Apple Inc.		051-8871	
REVISION		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		27 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		25 OF 74	
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	0	1	1	1	1	1	1	1
to	2	0	0	1	1	0	0	1
3	0	0	0	1	X	0	0	0
S3	4	0	0	1	X	0	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
to	7	1	1	1	1	CPU_MEM_RESET_L	1	1
S0								

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

CPU Memory S3 Support



Apple Inc.

DRAWING NUMBER
051-8871

REVISION
2.5.0

BRANCH

PAGE
28 OF 109

SHEET
26 OF 74


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL





A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
DDR3 DRAM CHANNEL A (32-63)			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		30 OF 109	
		SHEET	
		28 OF 74	



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
DDR3 DRAM CHANNEL B (0-31)			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		31 OF 109	
SHEET		29 OF 74	



SYNCHARTER:R21.MEM		SYNCHARTER:R21.MEM	
PAGE TITLE		PAGE TITLE	
DDR3 DRAM CHANNEL B (32-63)		DDR3 DRAM CHANNEL B (32-63)	
Apple Inc.		DRAWING NUMBER	051-8871
NOTICE OF PROPRIETARY PROPERTY:		REVISION	2.5.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	32 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	30 OF 74
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B


A

D

C

B

A



Page Notes

Power aliases required by this page:

- PP3V3_S3_VREFMGRN
- PPVTT_S3_DDR_BUF

Signal aliases required by this page:


- I2C_VREFDACS_SCL
- I2C_VREFDACS_SDA
- I2C_PCA9557D_SCL
- I2C_PCA9557D_SDA

BOM options provided by this page:

- VREFMGRN - Stuffs VREF Margining Circuitry.
- VREFMGRN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4		
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

PAGE TITLE		PAGE TITLE	
FSB/DDR3/FRAMEBUF Vref Margining		FSB/DDR3/FRAMEBUF Vref Margining	
DRAWING NUMBER		DRAWING NUMBER	
051-8871		051-8871	
REVISION		REVISION	
2.5.0		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	
PAGE		PAGE	
33 OF 109		33 OF 109	
SHEET		SHEET	
31 OF 74		31 OF 74	



D

C

B

A


D

C


B

A

³⁴ 7 =PP1V05 T29_RTR
2100 mA (Single Port)
2250 mA (Dual Port)
EDP: 3000 mA




CRITICAL
OMIT_TABLE
U3600
EAGLE RIDGE-192
FCBGA
(2 OF 2)



VCC



GND




=PP3V3 T29_RTR
135 mA (Single-Port)
152 mA (Dual-Port)
EDP: 200 mA

0-ohms are placeholders for now, replace with proper values after characterization.

=PP1V05 T29_RTR
2100 mA (Single Port)
2250 mA (Dual Port)
EDP: 3000 mA



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
T29 Host (2 of 2)			
 Apple Inc.	DRAWING NUMBER		SIDE
	051-8871		D
REVISION		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		37 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		34 OF 74	
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
- =PPVIN_SW_T29BST (8-13V Boost Input)
- =PP18V_T29_REG (18V Boost Output)
- =PP3V3_T29_FET (3.3V FET Input)
- =PP3V3_T29_FET (3.3V FET Output)
- =PP3V3_S0_T29PWRCTL
- =PP1V05_T29_P1V05T29FET (1.05V FET Input)
- =PP1V05_T29_FET (1.05V FET Output)

Signal aliases required by this page:
- =T29_CLKREQ_L
- =T29_RESET_L

BOM options provided by this page:
T29BST:Y - Stuffs 18V boost circuitry.

T29 18V Boost Regulator

SI8409DB:
Vds(max): -30V
Vgs(max): +/-12V
Vgs(th): -1.4V
Rds(on): 46mOhm @ 4.5V Vgs
Id(max): 3.7A @ 70C

CRITICAL
T29BST:Y
Q3880
SI8409DB
RGA

CRITICAL
T29BST:Y
L3895
6.8UH-4.0A
PIMB062D-SM

CRITICAL
T29BST:Y
D3895
POWER01-123
DFLS230L

Voltage not specified here,
add property on another page.

MIN LINE WIDTH=0.5 mm
MIN NECK WIDTH=0.25 mm
SWITCH_NOISE=TRUE
DIDT=TRUE

PLACE_NEAR=C3895.1:2 mm


Vout = 15.1V
Max Current = 1.0A
Freq = 300KHz

Vout = 1.6V * (1 + Ra / Rb)


UVLO(falling) = 1.22 * (R1 + R2) / R2
UVLO(rising) = UVLO(falling) + (2uA * R1)
UVLO = 4.55V (falling), 4.95 (rising)

SGND shorted to
GND inside package,
no XW necessary.

Supervisor & CLKREQ# Isolation



3.3V T29 Switch





U3810 & U3815/U3816


Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A per IC


1.05V T29 Switch





SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
T29 Power Support			
		DRAWING NUMBER	051-8871
Apple Inc.		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	38 OF 109
		SHEET	35 OF 74




3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.750 A (EDP)



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
X21 WIRELESS CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8871
		SIZE	D
		REVISION	2.5.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	40 OF 109
		SHEET	36 OF 74












A




SYNC MASTER-K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
SMC			
		DRAWING NUMBER 051-8871	
Apple Inc.		SIZE D	
		REVISION 2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I II TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 49 OF 109	
		SHEET 40 OF 74	









PBUS Voltage Sense Enable & Filter




CPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




GFX/IG VCore Load Side Current Sense / Filter




CPU Vcore Voltage Sense / Filter



CPU 1.05V VCCIO Current Sense / Filter



GFX/IG Vcore Voltage Sense / Filter



PAGE TITLE		PAGE NUMBER	
Voltage & Load Side Current Sensing		53 OF 109	
Apple Inc.		44 OF 74	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

T29 Die

Replacing caps with 100K PD on ISENSE SMC inputs

T29,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5510 next to DDR/5V/3.3V supply on TOP side

Placement note:
Place Q5530 between rear rear vent on bottom side

Placement note:
Place Q5520 close to T29 on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

Part Number

Qty

Description

Reference Des

Critical

BOM Option

117S0008

1

RES,NP,1/20W,100K OHM,S,0201,SMD

C5361

VCCIOISNS_PROD

117S0008

1

RES,NP,1/20W,100K OHM,S,0201,SMD

C5475

AIRPORTISNS_PROD

117S0008

1

RES,NP,1/20W,100K OHM,S,0201,SMD

C5485

HDDISNS_PROD

117S0008

1

RES,NP,1/20W,100K OHM,S,0201,SMD

C5495

LCDCLKTISNS_PROD

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

T29 Die

Replacing caps with 100K PD on ISENSE SMC inputs

T29,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5510 next to DDR/5V/3.3V supply on TOP side

Placement note:
Place Q5530 between rear rear vent on bottom side


Placement note:
Place Q5520 close to T29 on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:



CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

T29 Die

Replacing caps with 100K PD on ISENSE SMC inputs

T29,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5510 next to DDR/5V/3.3V supply on TOP side

Placement note:
Place Q5530 between rear rear vent on bottom side

Placement note:
Place Q5520 close to T29 on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

T29 Die

Replacing caps with 100K PD on ISENSE SMC inputs

T29,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5510 next to DDR/5V/3.3V supply on TOP side

Placement note:
Place Q5530 between rear rear vent on bottom side

Placement note:
Place Q5520 close to T29 on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

Apple Inc.

Thermal Sensors

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

55 OF 109

46 OF 74

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

T29 Die

Replacing caps with 100K PD on ISENSE SMC inputs

T29,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5510 next to DDR/5V/3.3V supply on TOP side

Placement note:
Place Q5530 between rear rear vent on bottom side


Placement note:
Place Q5520 close to T29 on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:



CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

T29 Die

Replacing caps with 100K PD on ISENSE SMC inputs

T29,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5510 next to DDR/5V/3.3V supply on TOP side

Placement note:
Place Q5530 between rear rear vent on bottom side

Placement note:
Place Q5520 close to T29 on TOP side


Placement note:
Place Q5540 on MLB bottom side opposite U5400


Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

FAN CONNECTOR



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
Fan			
 Apple Inc.		DRAWING NUMBER	051-8871
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.5.0
		BRANCH	
		PAGE	56 OF 109
		SHEET	47 OF 74

D

C

B

A


D

C


B

A


IPD Flex Connector




Keyboard Backlight Driver & Detection




Keyboard Backlight Connector



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0704	2	CAP,CER,0.22UF,10V,50V,X5R,0603	C5756,C5755		KB_BL

SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
IPD / KBD Backlight			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		57 OF 109	
SHEET		48 OF 74	



[illegible]

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB

ALIAS OF PP5V_S3_AUDIO_AMP

Schematic Diagram:

- Inputs:** SPKRAMP_TNR_P, SPKRAMP_TNR_N, AUD_GPIO_3.
- Resistors:** R6214 (5K, 1/20W), R6210 (5K, 1/20W), R6211 (100K, 5K, 1/20W), R6213 (100K, 5K, 1/20W), R6212 (100K, 5K, 1/20W).
- Capacitors:** C6207 (0.1uF, 10K, 6.3V, X5R, 201), C6210 (0.1uF, 10K, 6.3V, X5R, 201), C6211 (0.1uF, 10K, 6.3V, X5R, 201), C6201 (47uF, 20K, 6.3V, POLY-TANT, 2012-LLP).
- ICs:** U6210 (MAX98300, WLF).
- Connections:** PP5V_S3_U6210, PVDD, PGND, SHDN*, GAIN, OUT+, OUT-, SPKRAMP_R_P_OUT, SPKRAMP_R_N_OUT.

Metadata:

- SYNC MASTER=K21 MLB
- SYNC DATE=12/13/2010
- PAGE TITLE: AUDIO: SPEAKER AMP
- DRAWING NUMBER: 051-8871
- REVISION: 2.5.0
- NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED
- PAGE: 62 OF 109
- SHEET: 50 OF 74

[illegible]

SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ


GAIN 6DB


The circuit diagram illustrates a speaker amplifier system. It features three input signals on the left: PP5V_S3_AUDIO_AMP, SPKRAMP_TNR_P, and SPKRAMP_TNR_N. These inputs are connected through various components to the MAX98300 amplifier chip. Key components include resistors R6211, R6210, R6214, R6213, and R6212, as well as capacitors C6207, C6210, C6211, and C6201. The MAX98300 chip has pins for PVDD, IN+, IN-, SHDN*, NC, PGND, OUT+, OUT-, and GAIN. The output of the amplifier is connected to two speaker outputs: SPKRAMP_R_P_OUT and SPKRAMP_R_N_OUT. A ground symbol is shown at the bottom right.

MIN LINE WIDTH=0.10 mm
MIN NECK WIDTH=0.10 mm
SPKRAMP_R_P_OUT


MIN LINE WIDTH=0.10 mm
MIN NECK WIDTH=0.10 mm
SPKRAMP_R_N_OUT

SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
AUDIO: SPEAKER AMP			
	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		62 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		50 OF 74	
IV ALL RIGHTS RESERVED			


[illegible]



MLB to LIO Power Cable Connector




Debug LEDs
(For development only)




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator




Right Speaker Connector




K99-Specific
Battery Connector





J6955
HALL-SENSOR-MLB-PADS-K99




SYNC PARTNERSHIP WEB	SYNC DATE=11/11/2015
PAGE TITLE	DC-In & Battery Connectors
Apple Inc.	DRAWING NUMBER 051-8871 SIZE D
REVISION 2.5.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE 69 OF 109 SHEET 51 OF 74











Vout = 1.5V
14.1A max output
(Q7335 limit)
f = 400 kHz

PAGE TITLE			
1.5V DDR3 Supply			
 Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	73 OF 109
		SHEET	55 OF 74

CPU=Sandy Bridge ULV, AXG=GT2



D



B

A

D

C

B

A


D

C

B


A

1.8V S0 Regulator




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.5V S0 LDO



1.05V S0 LDO



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	77 OF 109
		SHEET	59 OF 74

D

C

B




A


D


C

B


A





SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
Power FETs			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8871		D
	REVISION		
		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		78 OF 109	
SHEET		60 OF 74	



State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0







Port A HV Power Switch

	Nominal	Min	Max
IFLT	885mA	876mA	894mA (*)
ILIM	935mA	925mA	1A (*)
TFLT	18.3ms	13.4ms	26.7ms
TSD	470ms	235ms	724ms

IFLT = 200k / RFLT = 2A
ILIM = 201k / RLIM = 957mA
TFLT = CCT * 38900
TSD = CCT * 1000000


Bleeder Resistor
2.5V / 249 ohm = 10mA
P = -27mW


Note: Bleeder active when
DPAPWSW_HV_DET is
HIGH and T29_A_HV_EN
is LOW.


3.3V/HV Power MUX

Port A 3.3V Power Switch

DisplayPort/T29 A Connector

SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
DisplayPort/T29 A Connector			
 Apple Inc.		DRAWING NUMBER	051-8871
		SIZE	D
		REVISION	2.5.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	94 OF 109
		SHEET	64 OF 74



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
LCD Backlight Driver			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-8871	D	
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH	PAGE		
	97 OF 109		
SHEET	65 OF 74		

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_508	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P48	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_XDP_RPM	TOP,BOTTOM		100 MIL	100 MIL	100 MIL	=STANDARD	=STANDARD
CPU_XDP_RPM	*	=CPU_508	=CPU_508	=CPU_508	=CPU_508	=CPU_508	=CPU_508

NOTE: CPU_XDP_BPM physical constraint is to prevent routing on outer layers.

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_BHIL	*	8 MIL	?
CPU_CORP	*	20 MIL	?
CPU_ITP	*	=2x11_SPACING	?
CPU_VCCBENSE	*	25 MIL	?

Most CPU signals with impedance requirements are 50-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE			
		PHYSICAL	SPACING		
	DMI_S2N	PCIE_85D	PCIE	DMI_S2N_P<3:0>	9 17
	DMI_S2N	PCIE_85D	PCIE	DMI_S2N_N<3:0>	9 17
	DMI_N2S	PCIE_85D	PCIE	DMI_N2S_P<3:0>	9 17
	DMI_N2S	PCIE_85D	PCIE	DMI_N2S_N<3:0>	9 17
	FDI_DATA	PCIE_85D	PCIE	FDI_DATA_P<7:0>	9 17
	FDI_DATA	PCIE_85D	PCIE	FDI_DATA_N<7:0>	9 17
		CPU_50S	CPU_AGTL	FDI_FSYN<1..0>	9 17
		CPU_50S	CPU_AGTL	FDI_LSYN<1..0>	9 17
		CPU_50S	CPU_AGTL	FDI_INT	9 17
	CPU_PECT	CPU_50S	PCIE	CPU_PECT	10 19 40
	PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC	10 17
	PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM_MEM_PWRGD	10 17 26
		CPU_50S	CPU_ITP	XDP_DBRESET_L	10 23 25
		CPU_50S	CPU_ITP	XDP_CPU_PRDY_L	10 23
		CPU_50S	CPU_ITP	XDP_CPU_PREQ_L	10 23
		CPU_50S	CPU_AGTL	PM_EXT_TS_L<0>	
		CPU_50S	CPU_AGTL	PM_EXT_TS_L<1>	
	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>	10
	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>	10
	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>	10
		CPU_50S	CPU_ITP	CPU_CFG<11..0>	9 23
	CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU_CATERR_L	10
		CPU_50S	CPU_AGTL	CPU_VCCIO_SEL	12
	CPU_PROCHOT_I	CPU_50S	CPU_AGTL	CPU_PROCHOT_L	10 41 56
	CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	10 19 23
	PM_THRMTRIP_I	CPU_50S	CPU_BMTI	PM_THRMTRIP_L	10 19
	DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_P	10 16
	DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_N	10 16
	DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL_REF_CLKP	8 10
	DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL_REF_CLKN	8 10
	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P	10 16
	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N	10 16
	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDPC_CLK100M_P	16 23
	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDPC_CLK100M_N	16 23
	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P	23
	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N	23
		CPU_27P4S	CPU_COMP	EDP_COMP	9
		CPU_27P4S	CPU_COMP	CPU_PEG_COMP	9
	XDP_TDI	CPU_50S	CPU_ITP	XDP_CPU_TDI	10 23
	XDP_TDO	CPU_50S	CPU_ITP	XDP_CPU_TDO	10 23
	XDP_TMS	CPU_50S	CPU_ITP	XDP_CPU_TMS	10 23
	XDP_TCK	CPU_50S	CPU_ITP	XDP_CPU_TCK	10 23
	XDP_TRST_I	CPU_50S	CPU_ITP	XDP_CPU_TRST_L	10 23
	XDP_BPM_I	CPU_XDP_BPM	CPU_ITP	XDP_BPM_L<7..0>	10 23
	XDP_BPM_R_I	CPU_50S	CPU_ITP	CPU_CFG<15..12>	9 23
	(FERR_CPURST_I)	CPU_50S	CPU_ITP	XDP_CPURST_L	23
	CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	12 56
	CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	12 56
	CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_P	12 58
	CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_N	12 58
	CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P	12 56
	CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N	12 56
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_P	12
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_N	12
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	9
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	9
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	9
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	9
	CPU_SVIDALERT_L	CPU_50S	CPU_COMP	CPU_VIDALERT_L	12 56
	CPU_SVIDSCLK	CPU_50S	CPU_COMP	CPU_VIDSCLK	12 56
	CPU_SVIDSOUT	CPU_50S	CPU_COMP	CPU_VIDSOUT	12 56
		PCIE_85D	PCIE	PEG_R2D_P<15..0>	
		PCIE_85D	PCIE	PEG_R2D_N<15..0>	
		PCIE_85D	PCIE	PEG_R2D_C_P<15..0>	8
		PCIE_85D	PCIE	PEG_R2D_C_N<15..0>	8
		PCIE_85D	PCIE	PEG_D2R_P<15..0>	8
		PCIE_85D	PCIE	PEG_D2R_N<15..0>	8
		PCIE_85D	PCIE	PEG_D2R_C_P<15..0>	
		PCIE_85D	PCIE	PEG_D2R_C_N<15..0>	

CPU_VCCSA_VID<0>
CPU_VCCSA_VID<1>

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK P<5..0>	8 11 27 28 32
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK N<5..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM_A_CKE<3..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM_A_CS_L<3..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM_A_ODT<3..0>	8 11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_A<15..0>	8 11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_BA<2..0>	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_RAS_L	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_CAS_L	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_WE_L	11 27 28 32
MEM_A_DO_BYTE0	MEM_50S	MEM_DATA	MEM_A_DO<7..0>	11 27
MEM_A_DO_BYTE1	MEM_50S	MEM_DATA	MEM_A_DO<15..8>	11 27
MEM_A_DO_BYTE2	MEM_50S	MEM_DATA	MEM_A_DO<23..16>	11 27
MEM_A_DO_BYTE3	MEM_50S	MEM_DATA	MEM_A_DO<31..24>	11 27
MEM_A_DO_BYTE4	MEM_50S	MEM_DATA	MEM_A_DO<39..32>	11 28
MEM_A_DO_BYTE5	MEM_50S	MEM_DATA	MEM_A_DO<47..40>	11 28
MEM_A_DO_BYTE6	MEM_50S	MEM_DATA	MEM_A_DO<55..48>	11 28
MEM_A_DO_BYTE7	MEM_50S	MEM_DATA	MEM_A_DO<63..56>	11 28
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS P<0>	11 27
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS N<0>	11 27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS P<1>	11 27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS N<1>	11 27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS P<2>	11 27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS N<2>	11 27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS P<3>	11 27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS N<3>	11 27
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS P<4>	11 28
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS N<4>	11 28
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS P<5>	11 28
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS N<5>	11 28
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS P<6>	11 28
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS N<6>	11 28
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS P<7>	11 28
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS N<7>	11 28
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK P<5..0>	8 11 29 30 32
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK N<5..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM_B_CKE<3..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM_B_CS_L<3..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM_B_ODT<3..0>	8 11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_A<15..0>	8 11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_BA<2..0>	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_RAS_L	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_CAS_L	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_WE_L	11 29 30 32
MEM_B_DO_BYTE0	MEM_50S	MEM_DATA	MEM_B_DO<7..0>	11 29
MEM_B_DO_BYTE1	MEM_50S	MEM_DATA	MEM_B_DO<15..8>	11 29
MEM_B_DO_BYTE2	MEM_50S	MEM_DATA	MEM_B_DO<23..16>	11 29
MEM_B_DO_BYTE3	MEM_50S	MEM_DATA	MEM_B_DO<31..24>	11 29
MEM_B_DO_BYTE4	MEM_50S	MEM_DATA	MEM_B_DO<39..32>	11 30
MEM_B_DO_BYTE5	MEM_50S	MEM_DATA	MEM_B_DO<47..40>	11 30
MEM_B_DO_BYTE6	MEM_50S	MEM_DATA	MEM_B_DO<55..48>	11 30
MEM_B_DO_BYTE7	MEM_50S	MEM_DATA	MEM_B_DO<63..56>	11 30
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS P<0>	11 29
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS N<0>	11 29
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS P<1>	11 29
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS N<1>	11 29
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS P<2>	11 29
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS N<2>	11 29
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS P<3>	11 29
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS N<3>	11 29
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS P<4>	11 30
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS N<4>	11 30
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS P<5>	11 30
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS N<5>	11 30
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS P<6>	11 30
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS N<6>	11 30
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS P<7>	11 30
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS N<7>	11 30
		MEM_PWR	PP1V5_S3RS0	6 7
		MEM_PWR	PP1V5_S3	6 7
		MEM_PWR	PP0V75_S3_MEM_VREFCA_A	27 28 29 30 31
		MEM_PWR	PP0V75_S3_MEM_VREFDQ_A	9 27 28 29 30 31

Need to support MEM_*-style wildcards!

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow rPGA guidelines per Huron River SFF DG rev1.0 (#438297).
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQ to DQS matching per byte lane should be within 0.127mm.
DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from processor ball to SODIMM pad is 88.9mm.
SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5

Memory Constraints

Apple Inc.

051-8871

2.5.0

101 OF 109

67 OF 74

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
SOURCE: MCP79 interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_1COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE		
		PHYSICAL	SPACING	
DP_ML	DP_85D	DISPLAYPORT	DP_IG_ML_P<3...0>	8
DP_ML	DP_85D	DISPLAYPORT	DP_IG_ML_N<3...0>	8
DP_EXT_AUXCH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_P	8
DP_EXT_AUXCH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_N	8
LVDS_IG_A_CLK	LVDS_90D	LVDS	LVDS_IG_A_CLK_P	
LVDS_IG_A_CLK	LVDS_90D	LVDS	LVDS_IG_A_CLK_N	
LVDS_IG_A_DATA	LVDS_90D	LVDS	LVDS_IG_A_DATA_P<2...0>	
LVDS_IG_A_DATA	LVDS_90D	LVDS	LVDS_IG_A_DATA_N<2...0>	
	LVDS_90D	LVDS	LVDS_IG_A_DATA_P<3>	8
	LVDS_90D	LVDS	LVDS_IG_A_DATA_N<3>	8
	LVDS_90D	LVDS	LVDS_IG_B_DATA_P<3...0>	8
	LVDS_90D	LVDS	LVDS_IG_B_DATA_N<3...0>	8
	LVDS_90D	LVDS	LVDS_IG_B_CLK_P	
	LVDS_90D	LVDS	LVDS_IG_B_CLK_N	8
	SATA_90D	SATA	SATA_HDD_R2D_C_P	16 37
	SATA_90D	SATA	SATA_HDD_R2D_C_N	16 37
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_P	6 37
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_N	6 37
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_P	16 37
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_N	16 37
	SATA_90D	SATA	SATA_HDD_D2R_C_P	6 37
	SATA_90D	SATA	SATA_HDD_D2R_C_N	6 37
	SATA_90D	SATA	SATA_ODD_R2D_C_P	8 16
	SATA_90D	SATA	SATA_ODD_R2D_C_N	8 16
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_P	
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_N	
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P	8 16
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_N	8 16
	SATA_90D	SATA	SATA_HDD_R2D_RC_P	
	SATA_90D	SATA	SATA_HDD_R2D_RC_N	
	SATA_90D	SATA	SATA_HDD_D2R_RC_P	
	SATA_90D	SATA	SATA_HDD_D2R_RC_N	
PCH_SATA_ICOMP		SATA_ICOMP	PCH_SATAICOMP	16
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_P	18 24
	USB_85D	USB	USB_HUB1_UP_N	18 24
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_P	18 24
	USB_85D	USB	USB_HUB2_UP_N	18 24
USB_EXT_A	USB_85D	USB	USB_EXT_A_P	24 38
USB_EXT_A	USB_85D	USB	USB_EXT_A_N	24 38
USB_EXT_B	USB_85D	USB	USB_EXTB_P	
	USB_85D	USB	USB_EXTB_N	
USB_EXT_C	USB_85D	USB	USB_EXTC_P	
	USB_85D	USB	USB_EXTC_N	
USB_EXTD	USB_85D	USB	USB_EXTD_P	6 24
	USB_85D	USB	USB_EXTD_N	6 24
USB_EXTD	USB_85D	USB	USB_T29A_P	8 24
	USB_85D	USB	USB_T29A_N	8 24
	USB_85D	USB	T29_A_RSVD_P	8 63
	USB_85D	USB	T29_A_RSVD_N	8 63
USB_CAMERA	USB_85D	USB	USB_CAMERA_P	6 18
	USB_85D	USB	USB_CAMERA_N	6 18
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_P	
	USB_85D	USB	USB_CAMERA_CONN_N	
USB_BT	USB_85D	USB	USB_BT_P	6 24
USB_BT	USB_85D	USB	USB_BT_N	6 24
USB_TPAD	USB_85D	USB	USB_TPAD_P	48
	USB_85D	USB	USB_TPAD_N	48
USB_IR	USB_85D	USB	USB_IR_P	
	USB_85D	USB	USB_IR_N	
USB_SDCARD	USB_85D	USB	USB_SDCARD_P	8 24
	USB_85D	USB	USB_SDCARD_N	
USB_BCRRYPT	USB_85D	USB	USB_BCRRYPT_P	8 24
	USB_85D	USB	USB_BCRRYPT_N	
PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS	18
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N	16 25
	CLK_PCIE_90D	CLK_PCIE	FSB_CLK133M_PCH_P	
	CLK_PCIE_90D	CLK_PCIE	FSB_CLK133M_PCH_N	
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N	16 25
	CPU_50S	CLK_PCIE	PCH_CLK14P3M_REFCLK	16 25
	CPU_50S	CLK_PCIE	PCH_CLK33M_PCIIN	16 25
GFX_CLK_DPLLSS	CLK_PCIE_90D	CLK_PCIE	GFX_CLK120M_DPLLSS_P	
GFX_CLK_DPLLSS	CLK_PCIE_90D	CLK_PCIE	GFX_CLK120M_DPLLSS_N	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SERSE_I701_558	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_I701_558	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	$\approx 2:1_SPACING$	7
THERM	*	$\approx 2:1_SPACING$	7
AUDIO	*	$\approx 2:1_SPACING$	7

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	= STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2M4

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MH
PCIE	GND	*	GND_P2MH
SATA	GND	*	GND_P2MH
USB	GND	*	GND_P2MH
CLK_PCIE	SR_POWER	*	PWR_P2MH
SATA	SR_POWER	*	PWR_P2MH
USB	SR_POWER	*	PWR_P2MH





NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLE	GND	*	GND_P2MM
MEM_CHD	GND	*	GND_P2MM
MEM_CTLN	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_408 OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_720 OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_378 OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_850 OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_850 OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.076 MM OVERRIDE	10 MM OVERRIDE	OVERRIDE	OVERRIDE
USB_850 OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27F48 OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
CLK_PCIE_900 OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE

ELECTRICAL_CONSTRAINT_SET		PREVIOUS	REF_NAME	DIFF_NAME
		ENET_100D	ENETCONN	ENETCONN P<3.0>
		ENET_100D	ENETCONN	ENETCONN N<3.0>
		SATA_90D	SATA	SATA_ODD D2R UF P
		SATA_90D	SATA	SATA_ODD D2R UF N
		SATA_90D	SATA	SATA_HDD D2R RDRVR OUT P
		SATA_90D	SATA	SATA_HDD D2R RDRVR OUT N
		SATA_90D	SATA	SATA_HDD R2D RDRVR IN P
		SATA_90D	SATA	SATA_HDD R2D RDRVR IN N
8225		SATA_90D	SATA	SATA_HDD D2R RDRVR IN P
		SATA_90D	SATA	SATA_HDD D2R RDRVR IN N
8227		SATA_90D	SATA	SATA_HDD R2D RDRVR OUT P
8228		SATA_90D	SATA	SATA_HDD R2D RDRVR OUT N
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPUTHMSNS D2 P
		THERM_1T01_55S	THERM	CPUTHMSNS D2 N
	CPU_THERMD	THERM_1T01_55S	THERM	CPU_THERMD P
8231		THERM_1T01_55S	THERM	CPU_THERMD N
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29_THERMD P
		THERM_1T01_55S	THERM	T29_THERMD N
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29_MLBBOT_THMSNS P
		THERM_1T01_55S	THERM	T29_MLBBOT_THMSNS N
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING_N
		SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING_P
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_OTHER_N
		SENSE_1T01_55S	SENSE	ISNS_HS_OTHER_P
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOS0_CS_N
		SENSE_1T01_55S	SENSE	CPUVCCIOS0_CS_P
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIMVP_ISNS1_P
		SENSE_1T01_55S	SENSE	CPUIMVP_ISNS1_N
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIMVP_ISNS2_P
		SENSE_1T01_55S	SENSE	CPUIMVP_ISNS2_N
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIMVP_ISNS1G_P
		SENSE_1T01_55S	SENSE	CPUIMVP_ISNS1G_N
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIMVP_ISUM_R_P
		SENSE_1T01_55S	SENSE	CPUIMVP_ISUM_R_N
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIMVP_ISUMG_R_P
		SENSE_1T01_55S	SENSE	CPUIMVP_ISUMG_R_N
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIMVP_ISNS_P
		SENSE_1T01_55S	SENSE	CPUIMVP_ISNS_N
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSA0_CS_P
		SENSE_1T01_55S	SENSE	VCCSA0_CS_N
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIMVP_ISUMG_P
		SENSE_1T01_55S	SENSE	CPUIMVP_ISUMG_N
8239	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_CPU_N
8240		SENSE_1T01_55S	SENSE	ISNS_CPU_P
8241	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_N
8242		SENSE_1T01_55S	SENSE	ISNS_HDD_P
8243	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_R_N
8244		SENSE_1T01_55S	SENSE	ISNS_HDD_R_P
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCDBKLT_N
		SENSE_1T01_55S	SENSE	ISNS_LCDBKLT_P
8246	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_N
8247		SENSE_1T01_55S	SENSE	ISNS_ODD_P
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_R_N
		SENSE_1T01_55S	SENSE	ISNS_ODD_R_P
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V5_S3_N
		SENSE_1T01_55S	SENSE	ISNS_1V5_S3_P
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_P1V8GPU_R_N
		SENSE_1T01_55S	SENSE	ISNS_P1V8GPU_R_P
8250	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_AIRPORT_N
8251		SENSE_1T01_55S	SENSE	ISNS_AIRPORT_P
8252		LVDS_90D	LVDS	LVDS_CONN_A_CLK_F_N
8253		LVDS_90D	LVDS	LVDS_CONN_A_CLK_F_P

Audio Net Properties

		NET_TYPE		
ELECTRICAL_CONSTRAINT_SET		PHYSICAL	SPACING	
	SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP_INR_P 6 39 50 73
		DIFFPAIR	AUDIO	SPKRAMP_INR_N 6 39 50 73
	MAX98300_R	DIFFPAIR	AUDIO	MAX98300_R_P 50
		DIFFPAIR	AUDIO	MAX98300_R_N 50

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	FUNCTIONAL		FUNCTIONAL	
	PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P
		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N
		1T01_DIFFPAIR		CHGR_CSI_R_P
		1T01_DIFFPAIR		CHGR_CSI_R_N
		1T01_DIFFPAIR		CHGR_CSO_R_P
		1T01_DIFFPAIR		CHGR_CSO_R_N
	(USB_X2A)	USB_R5D	USB	USB2_EXTM_MUXED_P
	(USB_X2A)	USB_R5D	USB	USB2_EXTM_MUXED_N
	(USB_X2A)	USB_R5D	USB	USB2_LT1_P
	(USB_X2A)	USB_R5D	USB	USB2_LT1_N
		USB_R5D	USB	CONN_USB2_BT_P
		USB_R5D	USB	CONN_USB2_BT_N
		USB_R5D	USB	USB_LT2_P
		USB_R5D	USB	USB_LT2_N
		DP_R5D	DISPLAYPORT	DP_IG_AUX_CH_C_P
		DP_R5D	DISPLAYPORT	DP_IG_AUX_CH_C_N
	SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_L_P_OUT
	SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_L_N_OUT
	SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_SUB_P_OUT
	SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_SUB_N_OUT
	SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_R_P_OUT
	SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_R_N_OUT
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_SUB_N
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_SUB_P
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_L_N
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_L_P
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_R_N
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_R_P
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_N_R
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_P_R
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO1_N_R
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO1_P_R
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_N_L
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_P_L
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INL_P
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INL_N
	SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP_INR_P
	AUD_DIFF	DIFFPAIR	AUDIO	SPKRAMP_INR_N
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INSUB_P
	AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INSUB_N
		USB_R5D	USB	USB_TPAD_R_P
		USB_R5D	USB	USB_TPAD_R_N
			SB_POWER	PP3V3_S5
			SB_POWER	PP3V3_S0
			GND	GND

Misc Net Properties			
ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
USB0 (USB_EXTN)	USB_R5D	USB	USB_EXTN_MUXED_P
USB1 (USB_EXTN)	USB_R5D	USB	USB_EXTN_MUXED_N
USB2 (USB_EXTN)	USB_R5D	USB	USB_LT1_P
USB3 (USB_EXTN)	USB_R5D	USB	USB_LT1_N
USB4 (USB_TPAD)	USB_R5D	USB	USB_TPAD_CONN_P
USB5 (USB_TPAD)	USB_R5D	USB	USB_TPAD_CONN_N
USB6 SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	I2C_SMC_SMS_SDA_R
USB7 SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	I2C_SMC_SMS_SCL_R
USB8	SMB_55S	SMB	I2C_TCON_SCL
USB9	SMB_55S	SMB	I2C_TCON_SDA
USB10	SMB_55S	SMB	I2C_TCON_SCL_CONN
USB11	SMB_55S	SMB	I2C_TCON_SDA_CONN

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

8	7	6	5	4	3	2	1
K90i Board-Specific Spacing & Physical Constraints							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA		MM	15.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.140 MM	0.140 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.1 MM			
37_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.160 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
37_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.2 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL4, ISL9	Y	0.155MM	0.155 MM		0.130 MM	0.130 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL10	Y	0.095 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.115 MM	0.115 MM		0.170 MM	0.170 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.195 MM	0.195 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL10	Y	0.074 MM	0.074 MM		0.250 MM	0.250 MM
100_OHM_DIFF	ISL4, ISL9	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM
NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL10	N	0.070 MM	0.070 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL4, ISL9	Y	0.071 MM	0.071 MM		0.300 MM	0.300 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.280 MM	0.280 MM
NOTE: These are Intel recommended impedances for PEG, unused on K90i.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SE	TOP, BOTTOM	Y	0.120 MM	0.165 MM			
48_OHM_SE	*	Y	0.097 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL10	Y	0.110 MM	0.110 MM		0.170 MM	0.170 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.129 MM	0.129 MM		0.170 MM	0.170 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.180 MM	0.180 MM
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DEFAULT	*	0.1 MM	?	*	*	BGA	BGA_P1MM
STANDARD	*	=DEFAULT	?	MEM_CLK	*	BGA	BGA_P2MM
BGA_P1MM	*	=DEFAULT	?	CLK_PCIE	*	BGA	BGA_P2MM
BGA_P2MM	*	=DEFAULT	?	CLK_SLOW	*	BGA	BGA_P2MM
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?	2X_DIELECTRIC	*	0.140 MM	?
2:1_SPACING	*	0.2 MM	?	3X_DIELECTRIC	*	0.210 MM	?
2.5:1_SPACING	*	0.25 MM	?	4X_DIELECTRIC	*	0.280 MM	?
3:1_SPACING	*	0.3 MM	?	5X_DIELECTRIC	*	0.350 MM	?
4:1_SPACING	*	0.4 MM	?	7X_DIELECTRIC	*	0.490 MM	?
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_DIFF_BGA	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
85_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
85_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 85_DIFF_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_DIFF_BGA	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
90_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
90_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 90_DIFF_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_DIFF	ISL3, ISL10	N	0.070 MM	0.070 MM		0.330 MM	0.330 MM
110_DIFF	ISL4, ISL9	Y	0.071 MM	0.071 MM		0.300 MM	0.300 MM
110_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.280 MM	0.280 MM
NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SE	TOP, BOTTOM	Y	0.120 MM	0.165 MM			
48_OHM_SE	*	Y	0.097 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL10	Y	0.110 MM	0.110 MM		0.170 MM	0.170 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.129 MM	0.129 MM		0.170 MM	0.170 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.180 MM	0.180 MM

SYNC MASTER CONSTRAINTS

SYNC DATE: 04/06/2015

PCB Rule Definitions

 Apple Inc.

DRAWING NUMBER
051-8871

REVISION
2.5.0

BRANCH

PAGE
109 OF 109

SHEET
74 OF 74

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED